DE Jobs

Search from over 2 Million Available Jobs, No Extra Steps, No Extra Forms, Just DirectEmployers

Job Information

Apple CAD Engineer –Analog Power Intent CAD & Methodology Engineer in Austin, Texas

CAD Engineer –Analog Power Intent CAD & Methodology Engineer

Austin,Texas,United States

Hardware

Do you love building elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You’ll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining this group means you’ll be responsible for crafting and building the technology that fuels Apple’s devices. Together, you and your team will enable our customers to do all the things they love with their devices! As a member of our CAD team, you will architect, dictate, develop, maintain and enhance custom analog power intent methodology and circuit ERC solutions for our Analog, RF and mixed-signal designs. The role requires you to work with different technology nodes and provide flows/methodologies for the different tool sets.

Key Qualifications

  • Experience in Electric Rules Checks (ERC), circuit tracing and/or experience on custom power intent tools, flows and methodology.

  • Analog/RFIC design background and/or related CAD/automation support areas involving various technology nodes and tape out.

  • Deep understanding on the operating principles of common Analog, Digital/SRAM blocks, Spice Modeling in Nano CMOS technologies.

  • Experience with custom Schematic/Layout tracing via SPICE/Open Access, power gating techniques, biasing, circuit topologies (power switches, level-shifter, iso), virtual/derived/multi-power domains, standard-cells would be helpful.

  • Hands on experience with Liberty/.lib, UPF - IEEE1801, CPF formats with exposure on power intent domain and methodology.

  • Exposure to industry low power tools, Cadence Conformal LEC, Virtuoso Power Manager, Innovus; Synopsys Library compiler, VCLP, Low Power verification is desirable, Calibre PERC.

  • Knowledge of Cadence Virtuoso Framework with experience on front end Schematic composer will helpful. Background in SPICE simulation, SOA, device operating conditions, and knowledge of Post-layout extraction is a plus.

  • Efficient programming/scripting skills in Perl, Python, TCL, SKILL language, C++ or Shell. Ability to provide automations for rapid and dynamic design needs.

  • Good written and verbal communication skills, and the ability to collaborate well with cross-functional teams.

Description

  • Directly influence the advancement of a variety of technology nodes and develop/support flows on analog circuit topology and electrical rule checks. - You will have an impact with the analog, mixed-signal, and RF circuit design teams. Drive and oversee efforts developing and validating custom circuit checker flows, improving custom design environment, validating checks and doing results analysis as you partner with layout design, technology, and 3rd party EDA tool vendors. - Work on circuit topology identification, recognition, netlist tracing to find design issues while developing internal solutions.

Education & Experience

Minimum requirement of BS + 10 years of relevant industry experience.

Additional Requirements

Apple Footer

Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race,color,religion,sex,sexual orientation,gender identity,national origin,disability,Veteran status,or other legally protected characteristics. Learn more about your EEO rights as an applicant (Opens in a new window) .

Apple will not discriminate or retaliate against applicants who inquire about,disclose,or discuss their compensation or that of other applicants. United States Department of Labor. Learn more (Opens in a new window) .

Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco,review the San Francisco Fair Chance Ordinance guidelines (opens in a new window) applicable in your area.

Apple participates in the E-Verify program in certain locations as required by law. Learn more about the E-Verify program (Opens in a new window) .

Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy Learn more (Opens in a new window) .

DirectEmployers